Elijah's Notes

rtl

3 items with this tag.

  • Aug 01, 2026

    Computer Architecture

    • computer-architecture
    • microarchitecture
    • isa
    • rtl
    • benchmarking
  • Aug 01, 2026

    Instruction Sets, Datapaths, and Control

    • isa
    • risc-v
    • datapath
    • control
    • register-file
    • alu
    • rtl
    • systemverilog
  • Aug 01, 2026

    Open-Source CPU RTL Reading Lab

    • rtl
    • risc-v
    • microarchitecture
    • cva6
    • boom
    • xiangshan
    • ibex
    • rocket
    • vexriscv

Created with Quartz v5.0.0 © 2026

  • GitHub